Monthly Archives:

RTL synthesis, Physical design and Verification of an ASIC chip

It will be a half day workshop consisting of two segments. In the starting segment Prof. Dr. A.B.M. Harun-ur Rashid will give an opening speech on importance and future prospect of VLSI ASIC
design and its academic exclusiveness in Bangladesh. In the next segment Mr. Sazadur …