

<b>Sl No.</b>	<b><i>Title of the paper</i></b>
126	An Overview of Artificial Neuromorphic Circuits
125	Impact of Gate engineering on Analog, RF Performance of Nanoscale Barriered TM-Heterostructure DG-MOSFET.
124	Area Efficient Energy Saving Inexact Multiplier for Error Resilient Applications
123	Investigating the Linearity Behavior of Dual Gate Junction less MOSFET with high-K Gate Stack at Cryogenic Temperatures
122	Doping-Less Underlapped Dielectric Modulating Bio-Tunnel FET Accomplishing Repulsive Steric Hindrance
121	Study on Sensitivity Parameters of Staggered Heterojunction Gate Stack Tunnel FET Biosensor
120	Thermal Effects on Performance Parameters of Gate Stack DG-MOSFET based Bio-Sensor
119	Implementation and Investigation of Quantum Characteristics of Cytosine Single “walled Nanotube Transistor: A DFT Based Approach
118	Analog/RF Performance Analysis of a Novel Si <sub>0.9</sub> Ge <sub>0.1</sub> /InAs Charge Plasma Based Junctionless TFET
117	A Novel Technique of Enhancing CMRR of Fully-Differential Instrumentation Amplifier Using High Gain CMFB Loop
116	A super threshold compact silicon neuron circuit for different neural dynamics suitable for spiking neural network
115	CV Analysis and Linearity Performance of InGaN Notch Dielectric Modulated Dual Channel GaN MOSHEMT for Reliable Label-free Biosensing
114	Simulation Study of Charge Plasma Nanotube FET for Low Power Mixed Signal Circuit in IoT Applications
113	A 10nm FinFet and its Application.
112	2-BIT PASS-TRANSISTOR LOGIC POTENTIOMETRIC DAC USING .15um CMOS TECHNOLOGY
111	An 8nm MOS and its Applications
110	Gene Co expression analysis for identifying some regulatory genes in human lung cancer
109	Macaroni Channel-Nanowire-Field Effect Transistor (MC-NW-FET) For Gate Induced Drain Leakage (GIDL) Reduction Application
108	Multi-objective Genetic Algorithm for Optimal Design of CMOS Ring Oscillator
107	Computation of In-Plane and Characteristic Impedance of Microstrip Structure under Plasmonic Resonance
106	Analytical modeling of Current Spreading Length in Flip chip GaN LEDs
105	Unified Surface Potential Based Analytical Modeling for Symmetrical Double Gate AlGa <sub>N</sub> /AlN/GaN MOS-HEMT for Label Free Bio-Sensing
104	Electrical Noise Analysis of Gate-on-Source Tunnel Field Effect Transistor
103	A Novel 2D Mapping Scheme for Nearest Neighbor Design of Quantum Circuits
102	Impact of Trap Charge effects on the Performance of 2D material-based FET

101	MEMS-Based Piezoresistive Pressure Sensor Using Two Concentric Wheatstone Bridge Structure for Intracranial Pressure Measurement
100	Complex Odia Handwritten Character Recognition using Deep Learning Model
99	Performance Evaluation of LiNbO <sub>3</sub> -based Negative Capacitance Field Effect Transistors (NCFETs)
98	Design and Simulation of Double gate Junctionless Field Effect Transistor for Ammonia Gas Sensing
97	Analysis of AlGa <sub>N</sub> /Ga <sub>N</sub> Based HEMT for Millimeter-Wave Applications
96	Performance Analysis of Adiabatic CMOS Interface for Low Power Applications
95	Diminished Short Channel Effects (SCEs) in Junction Less Double Gate (JL DG) MOSFET
94	Comparative study of Compound Semiconductors/ Silicon- based Cylindrical Surrounding Dual-Metal Gate Junctionless Accumulation-Mode (CS-DMG-JAM) MOSFET for High Frequency and Switching Applications
93	Analytical Modeling of Asymmetric Gate Stack Junctionless Dual Material Surrounding Gate MOSFET for Enhanced Hot Carrier Reliability
92	IoT Based Intelligent System for Covid - 19 hotspot detection by CNN Crowd Density Algorithm
91	Medical Diagnosis and Identification of Covid -19 by Intelligent IoT System and Resnet 18 Bilinear Deep Greedy Network
90	VLSI and AES based IoT security by Modified Random S- Box Generation
89	A Simulation Study of Hybrid Carrier Selective Passivating Contacts for n-Silicon Solar Cells
88	Trench Gate JAM Dielectric Modulated Nanowire FET (TG-JAM-DM-NWFET) Biosensor
87	Interpreting Sensing Behavior of MoS <sub>2</sub> Nanoflower Based Liquid Phase BTX Sensor Employing DFT Study
86	ZnO Homojunction Based BTX Vapor Sensor Device
85	Ab-initio study based understanding of pnictogen trihydrides adsorption on WS <sub>2</sub> monolayer
84	Comparative performance analysis of FinFET, CNTFET and GNRFET for low power digital logic circuit applications
83	Design and Optimization of Highly Efficient a-Si:H/Åµc-Si:H Tandem Solar Cell
82	Work-Function Variability impact on the performance of Vertically Stacked GAA FETs for sub-7nm Technology Node
81	Impact of Glancing Angle Deposition Technique on the Performance of SnS Thin Film Solar Cell: SCAPS-1D simulation
80	Design and simulation of all-inorganic lead-free perovskite solar cell with 7% conversion efficiency
79	Low Power CMOS Comparator with low offset voltage and good resolution for 10-bit SAR ADC
78	Sensitivity analysis of Dielectric Modulated Dual Gate Ferroelectric Junctionless Transistor based Biosensor

77	Reversible Vigenere Cryptographic Cipher in Quantum-Dot Cellular Automata
76	Optimized Test Pattern Generation for Single Missing Gate Fault Detection in Reversible Arithmetic Circuits
75	QCA based Majority Voter Design using IBMQ
74	Smart IoT based Early Stage Drowsy Driver Detection Management System
73	A Novel Architecture of a fault-tolerant Memory System based on Missing Data Imputation.
72	A 0.3 V, 4th order low-pass OTA-C filter using bulk-driven technique for EEG applications
71	A Review Article on the usage of Different Materials and Different Device architectures in the Design of Tunnel Field Effect Transistor
70	Simulation of GaN-Based Polarization Junction Super HFET for Power Electronics Application
69	A Unified Approach for Realization of IIR Filters in Delta Domain
68	Single Event Upset Mechanism in SRAM Latch and Its Circuit-Level prevention Technique
67	Design and Investigation of Mg <sub>2</sub> Si Source Charge Plasma Based DGTFT for Biomolecule Detection.
66	Direct wafer-bonded two terminal GaAsP/Si dual junction solar cell with 19.80% efficiency
65	Analytical model of a Dielectric-Modulated Triple Material Stacked Surrounding Gate Junctionless MOSFET-based label-free biosensor
64	III-V HETEROSTRUCTURE TRANSISTER WITH UNDERLAP: A COMPARATIVE STUDY AND PERFORMANCE INVESTIGATION.
63	Influence of total ionizing dose on LWM Bulk and SOI p-FinFET
62	Performance of vertical Van der Waals JLFET in 8nm channel length
61	Design of a linearized operational transconductance amplifier using quasi-floating bulk resistor
60	Performance Optimization of CdS/CdTe thin film Hetrojunction solar cell by SCAPS simulation.
59	Design of a low-power 3rd order notch filter for biomedical applications
58	Drain Engineered Charge Plasma-based Vertical TFET for Improved Device performance
57	High-k SOI GaN FinFET for high power and high frequency applications
56	Investigation of Novel Z-shaped Gate TFET With Improved Device Characteristics.
55	Review on Wide Band Gap Semiconductor
54	Performance analysis of CSVCO using CMOS and Beyond CMOS Technologies - A Review)
53	Performance Analysis of New Dual-Pocket Tunnel-FET-based Biosensor
52	Parametric and Fault Analysis of Next Generation High Speed Interconnects
51	Modelling of Surface Potential and Threshold Voltage for Short Channel Junctionless Cylindrical Gate-All-Around MOSFET

50	A Study on Absorptance Enhancement of Multilayer Graphene Metamaterial in Terahertz Regime
49	Performance Comparison between PI based Control and Model Predictive Control of Voltage Source Inverter under Load variations
48	Performance Comparison and Design of Passive Components for DC-DC Buck-Boost, Cuk and Sepic Converter
47	Design and Performance Analysis of DC-DC Sepic Converter for Specific Input Range
46	Design of CMUT cell for High-intensity Focused Ultrasound Applications
45	IoT based Diabetic Retinopathy Monitoring System
44	Performance Assessment of a Dielectrically Modulated SiGe-Pocket DG TFET-based Biosensor
43	Investigation of the Efficiency of CsGeI3-based solar cell using SCAPS-1D modeling and simulation
42	Design of a highly directive, wideband and compact endfire antenna array for 5G applications
41	Design and Implementation of Area Efficient Approximate MAC Unit for Deep Neural Network based Architectures and Applications
40	Radiation Tolerant by Design 12-Transistor Static Random Access Memory
39	Parametric Analysis of Wideband Substrate Integrated Waveguide Structure with Negligible Loss for High Power Application
38	Design and implementation of RFID based tracking algorithm for tracing the chicken suspected to be infected by Avian Influenza
37	Analysis of certain electrical properties in Silicon nanowire field-effect transistors with high- $\kappa$ HfO <sub>2</sub> as gate dielectrics
36	Structural Asymmetry related Nonlinear Mobility of Electron in In <sub>x</sub> Ga <sub>1-x</sub> As/GaAs Quantum well FET
35	Multisubband Electron Mobility in Parabolic Coupled Double Quantum Well Structure
34	Effect of deep and tail grain boundary trap states on the performance of poly-ZnO TFT
33	Impact of Gaussian Grain Boundary Trap States on the Performance of the LTPS TFTs
32	A Hybrid Boost-Flyback Converter Suitable For Power Factor Correction
31	A Passive Lossless Snubber For the Boost Power Converters
30	Improvement of Transport Mobility in Asymmetric V-shaped Double Quantum Well Structure
29	Study of Plasma Distribution Function in a Paul Trap using Palette Mapped 3D Plots
28	FPGA for secured hardware & IP ownership
27	Propagation of Terahertz Signal through Tropical Thunderstorm
26	Dibit-based NAND gate using Reflective Semiconductor Optical Amplifier
25	An Ultra-Low Power (86 nW) Low-Voltage (0.6 V) Self-Biased Instrumentation Amplifier for Bio-Medical Applications.
24	Analytical Investigation of Gate-to-Drain Leakage Current for Junctionless Accumulation-Mode MOSFET
23	Effect of Nitride Stress on Linearity performance of AlGaIn/GaN HEMT

22	Computation Study of WSe <sub>2</sub> Monolayer for Biomarker in Lung Cancer
21	Analysis of IR drop and SSN in CNT and GNR Power Distribution Networks
20	A Scheme for Torque Ripple Minimization in BLDC Drive Using Two-Inductor Boost Converter
19	A Novel Extended Back-Gate Negative Capacitance TFET for Improved Device Performance
18	Performance Analysis of RTL to GDS-II Flow in Opensource Tool Qflow and Commercial Tool Cadence Encounter for Synchronous FIFO
17	Design of a passive beamforming circuit with -37.5 dB return loss and -42 dB isolation loss for a multibeam antenna in 5G applications
16	Interlayer twist angle-dependent electronic structure and optical properties of InSe/WTe <sub>2</sub> van der Waals heterostructure
15	Source Extended GaSb/GaAs Heterojunction GAA-TFET to Improve ION/IOFF Ratio
14	Tunable frequency CMOS OTA-C sinusoidal oscillators for high frequency applications
13	Reactive Oxygen Species (ROS) Sensing- A Nanoscale Transistorized Approach
12	Analog and RF Performance Analysis of SiO <sub>2</sub> /HfO <sub>2</sub> Dual Dielectric Gate All Around Vertically Stacked Nanosheet FET for 5nm Technology Node
11	Ab Initio Study on Stability, Electronic and Optical Properties of Monolayer Mo <sub>1-x</sub> W <sub>x</sub> Se <sub>2</sub> Alloys
10	Doping Induced Threshold Voltage and ION/IOFF Ratio Modulation in Surrounding Gate MOSFET for Analog Applications
9	Modeling of temperature dependent electrical characteristic of quantum dot Single Electron Transistor (SET)
8	Comparative Analysis of Short Channel Effects in Dopingless Charge Plasma Based Nanowire FET
7	A Bio-Material Based Write-Once-Read-Many Times Memory Using Sodium Caseinate and Polyvinylpyrrolidone Blend
6	Design and Simulation of Ultra-Low-Power Parallel Summation Logarithmic Amplifier
5	Novel Mode Changing Features in the Design of Quaternary Logic Gates using CNTFET
4	Two dimensional modeling of dual material double gate TFET in stacked hetero-dielectrics with split high-K materials
3	Selective growth of ZnO nanowires by employing voltage-assisted hydrothermal growth technique
2	The Effect of Back-Barrier on the Performance Enhancement of III-Nitride/ $\sqrt{1-x}$ -Ga <sub>2</sub> O <sub>3</sub> Nano-HEMT
1	Performance analysis of PLL based DSGCP (Double Stage Grid Connected Photovoltaic) system with non-linear load under normal and various grid fault conditions